JPS6226487B2 - - Google Patents

Info

Publication number
JPS6226487B2
JPS6226487B2 JP55037489A JP3748980A JPS6226487B2 JP S6226487 B2 JPS6226487 B2 JP S6226487B2 JP 55037489 A JP55037489 A JP 55037489A JP 3748980 A JP3748980 A JP 3748980A JP S6226487 B2 JPS6226487 B2 JP S6226487B2
Authority
JP
Japan
Prior art keywords
unit
microinstruction
instruction
processing
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55037489A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56135243A (en
Inventor
Masahiro Hashimoto
Takaaki Nishama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP3748980A priority Critical patent/JPS56135243A/ja
Publication of JPS56135243A publication Critical patent/JPS56135243A/ja
Publication of JPS6226487B2 publication Critical patent/JPS6226487B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/28—Enhancement of operational speed, e.g. by using several microcontrol devices operating in parallel

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP3748980A 1980-03-26 1980-03-26 Microprogram controller Granted JPS56135243A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3748980A JPS56135243A (en) 1980-03-26 1980-03-26 Microprogram controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3748980A JPS56135243A (en) 1980-03-26 1980-03-26 Microprogram controller

Publications (2)

Publication Number Publication Date
JPS56135243A JPS56135243A (en) 1981-10-22
JPS6226487B2 true JPS6226487B2 (en]) 1987-06-09

Family

ID=12498926

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3748980A Granted JPS56135243A (en) 1980-03-26 1980-03-26 Microprogram controller

Country Status (1)

Country Link
JP (1) JPS56135243A (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59163640A (ja) * 1983-03-09 1984-09-14 Panafacom Ltd デ−タ処理方式
US4766566A (en) * 1986-08-18 1988-08-23 International Business Machines Corp. Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction processing
JPH01310445A (ja) * 1988-06-08 1989-12-14 Nippon Telegr & Teleph Corp <Ntt> 並列演算処理装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5415388B2 (en]) * 1974-12-11 1979-06-14
JPS5479533A (en) * 1977-12-07 1979-06-25 Nec Corp Data processing unit

Also Published As

Publication number Publication date
JPS56135243A (en) 1981-10-22

Similar Documents

Publication Publication Date Title
US4740893A (en) Method for reducing the time for switching between programs
US4774688A (en) Data processing system for determining min/max in a single operation cycle as a result of a single instruction
US5887129A (en) Asynchronous data processing apparatus
US4949241A (en) Microcomputer system including a master processor and a slave processor synchronized by three control lines
US4077060A (en) Asymmetrical multiprocessor system
US5628018A (en) Data processing apparatus handling plural divided interruption
WO1999028817A2 (en) An instruction decoder
JPH02230455A (ja) 外部記憶装置の割込み制御方式
US4084233A (en) Microcomputer apparatus
JPS61204758A (ja) コ・プロセツサ制御方式
US5088030A (en) Branch address calculating system for branch instructions
JP4168281B2 (ja) 並列処理システム、インタコネクションネットワーク、ノード及びネットワーク制御プログラム
US4152763A (en) Control system for central processing unit with plural execution units
EP0110227B1 (en) Control memory organization
JPH10260944A (ja) 割込みシステム
EP0240606B1 (en) Pipe-line processing system and microprocessor using the system
JPS6226487B2 (en])
EP0268342A1 (en) Coordination of processing elements in a multiprocessor computer
JP3602801B2 (ja) メモリデータアクセス構造およびその方法
JPS6315628B2 (en])
US5787276A (en) Microprocessor including circuit for generating signal used for tracing executed instruction stream
JPH06324861A (ja) Ｃｐｕ制御システム及び制御方法
KR100376639B1 (ko) 프로세서에서 사용하기에 적합한 메모리 데이터 액세스구조 및 방법
KR830002853B1 (ko) 멀티프로세서(multi-processor)제어방식
JPH0123812B2 (en])